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ABSTRACT 
This paper develops equations for the stresses packaged 
beam lead chips experience during temperature cycling. 
These equations are then used to locate points of maximum 
stress on the device. Next, the linear relationship 
between stress and strain given by the Manson- Coffin law 
and the linear relationship between stress and temperature 
cycle ranges are used to develop equations for determining 
the failure rates of packaged integrated circuits. The 
linear relationship between stress and temperature cycle 
ranges is apparent from the stress equations developed in 
the beginning. 
The principal source of stress during temperature cycling 
is the Room Temperature Volcanization (RTV) expansion 
which has an expansion coefficient an order of magnitude 
above gold and silicon. The expanding RTV pushes the chip 
upwards while the beams hold the chip down. The maximum 
stress along the beams occur at the chip. The stress at 
the bonds ls also high. These high stresses help explain 
why anchor failure and lifted bonds are dominant sources 
of falluro 1n packaged beam lead chips. 
Th~ rel!abll ity of packagl'd intel')r~ted circuits beln') 
manufactured can 
sample of the 
be estimated 
de vi c es . The 
by temperature cycling a 
fraction failing the 
temperature cycles indicates the reliability of the 
devices. For example, letting; 
N{q) be the number of cycles given the sample, 
flT(q) be the range of the sample temperature cycles, 
6T(f) be the normal range of the temperature cycles 
experienced in the field, 
N(f) be the number of temperature cycles experienced 
and 
~bean empirical constant. A method is developed for 
determining ~. Th en; 
N (f) =N (q) {uT (q) /f,T (f)} "d>. 
Additional equations are derived which give the failure 
rate of devices and tell how many temperature cycles 
devices must be given to insure a maximum failure rate is 
not exceeded. 
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manufactured can be estimated 
sample of the devices. 
temperature cycles indicates 
devices. For example, letting; 
by temperature cycling a 
fraction failing the 
the reliability of the 
N(g) be the number of cycles given the sample, 
[iT(g) be the range of the sample temperature cycles, 
uT(f) be the normal range of the temperature cycles 
experienced in the field, 
N(f) be the number of temperature cycles experienced 
and 
~bean empirical constant. A method is developed for 
determining o. Then; 
N<t>=N<g>fuT<q>l1T(f>JAo. 
Additional equations are derived which give the failure 
rate of devices and tell how many temperature cycles 
devices must be given to insure a maximum failure rate is 
not exceeded. 
1.0 INTRODUCTION 
The importance of reliable integrated circuits 
necessitates that engineers know how to measure and insure 
the quality of the res being produced. To measure the 
quality of !Cs, a sample must be subjected to stresses 
which will accelerate the IC failure mechanisms. An 
understanding of how much the stress accelerates the 
failure rate of the devices allows the engineer to 
estimate the !Cs' reliability based on the number of 
failures. To insure the quality of res, all !Cs must be 
subjected to stresses which will cause poorly manufactured 
devices to fail. Poorly manufactured devices result in 
high failure rates during the early life of product. 
Five stresses are commonly used to accelerate device 
failure mechanisms: temperature, voltage, current, 
humidity and temperature cycling. Each stress accelerates 
the various failure mechanisms at different rates. A 
common stress test and screen is burn-in. During burn-in 
the devices receive the normal operating electrical bias 
and are heated to a h lgh temperature. The failure rate 
rcsultlnq from burn-In has been studied consider~bly and 
models for interpreting the results o[ a burn-in are 
readily ovbllablc. Reference 1 briefly describes the 
Pa9e J 
models developed for Burn-in. 
Temperature cycling is used to accelerate mechanical 
failure of packaged !Cs. Since most older technology IC 
devices fail because of mechanical weaknesses and since 
temperature cycling is considerably less expensive than 
burn-in, this method of stressing devices has been 
accepted as a viable screen for insuring the quality of 
!Cs. Few engineers understand the theory behind the 
criteria used for testing the reliability of devices using 
temperature cycling. Documentation of the theory and how 
it is used to develop reliability equations apparently 
does not exist. This thesis develops a model for 
determining the stress on packaged beam lead devices and 
shows how the linearity between temperature cycling 
extremes and stress can be used to develop equations to 
measure the reliability of devices. 
first a model is developed for determining the stresses on 
the internal parts of a beam lead IC during temperature 
cycling. The mismatch in thermal coefflclents of 
expansion between the package materials result in stresses 
and strain on the beam leads and bending of the chip. 
Th<'n a rclltt ion b~twec+n tcmp(?raturc c}•cl ing and equi val cnt 
aging In prcocntnd. A reference by Mr. Dias ls usod to 
obtain fundamental equations for comparing effects of 
temperature cycling with field use conditions. These 
equations are used to develop equations for both 
evaluating and insuring the reliability of res through 
temperature cycling. Table A is a list of symbols which 
will be used in this thesis. 
1.1 Internal Stresses Caused During Temperature Cycling 
During temperature cycling, differences in linear 
coefficients of thermal expansion, C<., result in stresses 
within the IC package. The principal source of mismatch 
in thermal expansion is room temperature volcanization, 
RTV, which has a~ an order of magnitude greater than 
silicon, plastic encapsulents or gold beam leads. RTV is 
sprayed on bonded beam lead re chips to protect them from 
damage and from being depressed during plastic 
encapsulation. The RTV fills the area under the chip and, 
after being heated in an oven for several hours, hardens 
to a soft rubber consistency. When heated the RTV 
expansion lifts the chip away from the alumina substrate. 
The failure mechanisms accelerated by this lifting are: 
a) Open beam lead bonds. Weak bonds caused by 
insufficient squnsh, contaminated bonding pads, 
misaligned bonds, etc. often pull loose after a short 
period of time. Even a missing bond will sometimes 
allow electrical contact. With time or repeated 
temperature cycles, the lead will rise off the bonding 
site and cause an open circuit. 
b) Anchor pad separation. Contamination of the platinum 
will result in the gold having poor adherence. The 
beam lead will eventually separate from the chip. 
c) Broken beam. Excessive squash during bonding will 
crack the beam lead. Temperature cycling will 
propagate the crack. 
d) Cracked chip. Chips can be cracked in corners such 
that no transistors are affected. The conductor pads 
often do not break until stressed by time or 
temperature cycling. 
Appendix A gives a more complete outline of common 
packaged beam lead chip failure modes. 
2.0 The Internal IC Package Configuration to be Modeled 
Figure l shows the bonded beam lead chip to be modeled. 
Dias has determined (2,3) that stresses caused by the RTV 
lying outside the area between the chip and substrate can 
be neglectod bccaune RTV has a low Young's modulus 
compDrod to the bea~'s. Young's modulus is the 
strenn/ntraln ratio. Tho beams pu5h the RTV out of the 
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way. Also, the RTV lying between the beams and substrate 
can be neglected because the RTV can bulge between the 
beams. 
2.1 Approach to Solving for Forces and Movements 
During a temperature increase, thermal expansion of the 
package parts, primarily RTV, cause the chip to rise and 
forces from beam leads deflect the outside downwards. 
Section 3 describes the vertical height along the chip as 
a summation of equations for expansion and equations for 
forces from beam leads. 
Section 4 first presents the generalized deflection law as 
described by Stan Kaufman. The deflection law is derived 
from equations for strain energy (4) and gives the elastic 
strain of a beam as a function of the various forces 
applied. The vertical heigth of the beam leads is then 
developed as a summation of equations for beam lead 
expansion and equations for forces on the chip. Finally, 
equations !or relatln9 the height at the chip - beam 
Interface and the forces ~t the interface are derived. 
Section S relates th~ chDng~ In horl:ontnl length o! the 
boann fro~ therm4l oxpannion and ntre~s w!th th~ change in 
chip ond nobatr4tc lcnqthn tron th~r~4l oxpannlon. 
Section 6 relates the beam rotation at the beam chip 
interface with the forces on the beam. 
Section 7 describes how all the equations are solved to 
find the forces on the chip and beam leads and the 
vertical heights as a function of distance. The solutions 
are in terms of temperature change. 
3.0 Chip Vertical Deflections and Stresses 
As temperature rises, the RTV pushes the chip upwards. 
The beams, resisting the chip's movement, transmit the 
following forces: 
axial load, Tc. The beams pull outwards on the 
chip. 
shear force, 9.c. The beams pull downwards on the 
chip with a force equal to the upwards force 
of the RTV. 
bending moment, ~c. The beams and RTV act together 
bending the chip to form a hemisphere. 
Figure 2 shows the forces acting on the chip. 
For modeling the deflections of the chip as temperature 
rises, tho RTV is treated as an elastJc foundation on 
which the chip rests. The beams Jct as axial loc1dr., shc11r 
forces and bendJng moments ~ppllcd at the chip cdg~n. 
3. 1 Effective Bending Moment 
Since the centerline of the beams and chip do not 
coincide, a relation between the bending moments applied 
by the beams and the bending moments seen by the chip must 
be derived. Looking at the left side of figure 2, the 
axial load, !c, is applying a bending moment on the chip 
opposing the bending moment resulting from the downward 
pull of the lead. The distance the axial load is acting 
as a leverage arm is {Hc+Hb}/2. 
He is the chip thickness. 
Hb is the beam thickness. 
Thus, the effective bending moment on the chip is given by 
[l) ~e=~c-!c{Hc+Hb}/2 
A complete list of equations developed in this thesis is 
given in Appendix B. 
3.2 Vertical Deflection of Stressed Chip 
The following equation can be used for modeling the 
deflection of a chip under a distributed load (3,pg 140): 
Eiz{z'' • '}=qz. 
E -Young•s modulus. 
Iz -moment of inertia ln the z axis. 
z• ••• -fourth derivative of z with respect to x. 
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q -intensity of load acting on beam. 
For the portion of the chip between the leads, the only 
force is the continuously distributed reaction from the 
RTV. This reaction is linear with distance. Thus, q, can 
be replaced with -k~R(f). 
k is the RTV foundation modulus. A method for 
determining k is presented later. 
/J.R(f) is the chip deflection caused by the beams' 
forces. 
The moment of inertia of the chip, Ic, is {Hc**3}*Lc/12 
(4). For the chip being studied, the deflection curve 
becomes: 
[ 2 J Ee Ic { z' ' ' ' } =-k z 
Ee is Young's modulus for the chip 
The fourth derivative dictates that the solution will have 
four parts and 
indicates that 
product oC an 
notation, 
four unknowns. 
the four parts 
exponential and 
(3) 6•(k/{4Ectc)ro.2S, 
Experience with calculus 
will each involve the 
a sinusoid. Using the 
The general solution of r21 can be roprosent~d 4S follows: 
( 4 J /\R ( !) ·~f,,J ( Acos (S >() +Bs l n CSx) } +c • ti,( ( Ccos CS x) +Os 1 n ({jx) ) 
Proof tht1t (41 6(\tlflflc~ (2J Ir. 9lv~n In apptrndh c. 
3.3 Boundary Conditions for Chip Deflection 
The boundary conditions for finding the chip deflection 
are determined by using two laws for beam deflections (4): 
Eiz{z' '}=-Mo 
Eiz{z'''}=-Q 
The sign conventions of (4) will be used in the analysis. 
The bending moment and the shearing force at a cross 
section are taken as positive if in considering the left 
portion of a beam the directions obtained are such that 
the beam is being turned clockwise. If considering the 
right portion of the beam, the directions obtained are 
such that the beam is being turned counter- clockwise. 
Thus, for positive bending moments and shearing forces, 
the direction of the moments are such that a bending is 
produced which is convex downwards. Using these sign 
conventions yields the following boundary conditions for 
the chip: 
at xaO, 
(5) £cicfz''Ja~e 
[ 6 J Ee I c ( z' ' • l •Qc 
nt x•l 
( 1) f:e I c f Z ' ' J ,atf t' 
I 8 ) Ee J e( i • • ' J 1lf -Qc 
3.4 Simultaneous Equations for Chip Deflection 
Using the boundary conditions and equations for the second 
and third derivatives from appendix C, the following four 
simultaneous equations can be developed. Let, 
W=l/ { 2Ec re~" 3 J 
[ 9 J W(3~e=B-D 
[ l OJ wgc=B-A+D+c 
[11) W8~e=e&b{-Asin(8Lb)+Bcos(6Lb)} 
+e·61.L {Csi n (PLb)-Dcos (SLb)} 
[ 12] -W_Qc=e &J{ -As in (fjLb) +Bcos (6 Lb) -Acos (oLb) -Bs in (8 Lb) }+ 
e·e,i{-Csin(~Lb)+Dcos(pLb)+Ccos(SLb)+Dsin(SLb)} 
These equations can be solved by using Matrix algebra. 
The values of A, B, C and Din (4) are: 
[ 13 J A=WGit!e{ -e·~J +cos (ti Lb) -sf n (6Lb) } / { e&l _e ·tU +2s in (;eLb) } + 
WQc{ e·4J.t+cos (~Lb) J /{ e~a-e~tt.t +2sl n Co Lb}} 
( 14 J B:aW6M (-e·~l +sin (~Lb) +cos (~Lb) } / ( etu -e-~' +2s In (6 Lb) } + 
wgc• sl n C6Lb) /{ cA:" -e·~~+2si n C6 Lb) J 
{15) C•W,S!!e{el\'J-sin(6Lb)-cos(6Lb) J/[~'-e·4' 1+2sin(6Lb) }+ 
wgc{ e&1+cos Cd Lb) J /( e6t-t_e~' +2sJ n {$Lb) J 
[ 16 J D•W,~e{-ed'.t'-s1 n (SLb) +cos (.6Lb) ) / { e""-o'"·~' +2s in (6Lb) ) + 
WQc*ul n (.6Lb) /f alSl1-e-''t·+·2sl n (6Lb) J 
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3. 5 Expression for RTV Foundation Modulus, k 
An expression for an elastic slab bonded between two 
perfectly rough, 
derived in ( 5) • 
rigid 
The RTV 
plates loaded in compression is 
is equivalent to the elastic 
slab. The author introduces an "apparent" modulus E(a'), 
equal to the average compressive stress divided by the 
average compressive strain. E(a') is given by; 
[ 1 7 J l / E ( a ' ) = l / E ( a ) + l / E (ciJ) 
EC~) is the bulk modulus. 
£18) E(a)=l.33E(RTV)*{l+S**2} 
E(RTV) is Young's modulus for RTV. 
Sis the "shape factor" and is equal to the ratio of 
the loaded area to the unloaded area of the slab. 
For a square chip, the loaded area of the RTV is the area 
under the chip, L(c)**2, and the unloaded area is the area 
of the four sides of the RTV under the chip, 4L(c)*{Hb+R}. 
R is the Rise at chip - beam interface caused by bonding 
operation. 
The RTV foundation modulus, k, then is given by the 
apparent modulus times the length of the chip divided by 
the height of the foundation, 
( 19) k •E (a') • Le/ { Hb+R J 
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3.6 Uses of Equation for Vertical Deflection 
The bending moment and shearing force can be found at any 
point along the chip by using (4) and laws governing beam 
deflection mentioned earlier. The vertical deflection of 
the chip edges caused by the beam stresses is given by: 
at x=o and x=l 
(20) 6R(fO)=Ws~e{sinh(6Lb)-sin(8Lb) }/{sinh(6Lb)+sin(8Lb)} 
+wgc{ cosh (SLb) +cos (6Lb)} /{ sinh ('3Lb) +sin (.6Lb)} 
3.7 Rise of Chip, .J!.(£), Caused~ Temperature Change 
An increase in Temperature, 6T, will raise an unloaded 
chip buy an amount ~R(c) given by (2): 
[21} ~R(c)={JqRTV-~chip-~substrate}*{R+Hb}*~T. 
~RTV is the RTV linear expansion coefficient. 
u<chlp ls the chip linear expansion coefficient. 
O(Subs t rate is the substrate linear 
cocf f I c i ent. 
The total rise at the chip bear:, interface 
difference of th~ rise caused by expansion 
def!ectlon cnused by tho beam lead forces. 
(22) AR•~R(c)-ARCfO). 
expansion 
is the 
and the 
4.0 Beam Lead Model 
To derive equations for the forces on the beam leads, 
figure 3 which shows a free body diagram of a bonded beam 
will be used along with the symbols and conventions listed 
below and in table 1. 
sis the distance along the beam centerline. 
Mb is the bending moment from the chip to the beam 
Mis the bending moment along the beam 
Qb is the shear force from the chip to the beam 
Q is the shear force along the beam 
Tb is the axial load from the chip to the beam 
Tis the axial load along the beam 
Lb is the horizontal length of beam 
Eb is the young's modulus of the gold beams 
Ibis the moment of inertia of the beams 
lb is HbA3 •w/12. (6) 
Since the chip receives the sum of the forces of all the 
beams, the forces are related as follows: 
(23) T(C)DTb*(Lb/(w+d)}*{w/(w+dJ} 
(24} Qc•Qb*{Lb/{w+dJ}*(w/fw+d}) 
(25) Hc•Mb*(Lb/fw+d}J•{w/{w+d)} 
w ls tho beam width. 
d In the spacing between beams. 
The following beam lead configuration is assumed after 
bonding; 
[26) z=R/2{1-cos{llx/Lb}} 
Summing moments at any point along the beam yields; 
M=Mb-Qb{Lb-x}+Tb{R-z}. 
Substituting the value of z from [26) yields; 
[27) M=Mb-Qb{Lb-xJ+Tb/2*R*{l+cos(Hx/Lb)}. 
ds={dxA2+dzA2}A0.5=dx{l+{RU/2Lb}A2sinA2(ix/Lb)} • 
Since {R"/2Lb}A2<<1; 
[28] ds={l+0.5*{Rn/2Lb}A2sinA2(llx/Lb)}dx. 
4.1 Generalized Deflection Law 
From (4), the elastic strain energy of an elastic beam is; 
[29) energy=JMA2*ds/2EI+JTA2*ds/2EA+fOA2*ds/2kEA. 
A is the cross-sectional area of the beam. 
From (7), the generallized deflection law states: 
(30) deflection=~Strain Energy/dconjugate Force. 
[28) in terms of (27) yields; 
(31) deflectionajMds/EI*OM/IF+}Tds/EA*UT/{F 
+J Qds/kEA*fO/Of 
For the beam lead stresses being considered the latter two 
terms of this equation can generally be ignored (7). For 
calculating vertical strain and rotation, only the first 
term of (31) Is used ln this pape,.. For calculating 
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horizontal strain, the first and second terms are used. 
4.2 Beam Vertical Deflection 
When the temperature increases, the beam is raised at the 
chip beam interface by thermal expansion and by forces 
transmitted from the chip. 
gold is the linear coefficient of thermal expansion 
for gold. 
~R(e) is the vertical deflection from elastic strain 
caused by chip forces. 
4.3 Beam Vertical Deflection Elf~ Forces 
Using the generalized deflection law, the vertical 
deflection has a conjugate force of Qb, shear force. 
Thus, the generalized deflection equation reduces to; 
(331 !JR (e) = J M{{M/.{Qb)*ds. 
From (27), 
(34} d'M/.f'Ob•-{1-x} 
Using (33) and (34}; 
. (Lb [ 35) EblboR (e) •-Mc)?J (Lb-x) • 
{l+0.5•{R*rr/2•LbJ·2•s1n•2(ix/Lb))dx 
. ('t 
+OcJ;, (Lb•x) "'2 • 
(1+0.s•1R•r12•Lb)·2•s1n·2<Jx/Lb)Jdx 
PtUJ~ 17 
Lb 
-Tb*R/2! {Lb-x} * { l+cos{ rrx/Lb)} * 
{l+0.5*{R*ll/2*Lb}A2*sinA2(nx/Lb)}dx 
Integration of [35) yields; 
[36] ~R(e)=l/(2bib)*{-MbLbA2{l+{Ru/4Lb}A2}+ 
{Qb*LbA3}/3*{1+{1-3/(2*ITA2)}*{IT/4Lb}A2} 
-{Tb*R*LbA2}/4*{1+4/{r,A2}+ 
{l-4/(9*ITA2) }*{Ri1/4Lb}A2}}. 
5.0 Beam Lead Horizontal Deflection 
When the temperature increases, the change in length of 
the substrate between the beam leads on each of the chip 
must be matched by the change in length of the beam leads 
and the chip; 
[37) 6Lsubstrate=2*4Lb+6Lc. 
Lsubstrate is the portion of the substrate between 
beam leads on each side of the chip. 
Lsubstrate=2*Lb+Lc. 
~substrate*{2•Lb+Lc}*~Ta2*~Lb+~chip*Lc*l:1T 
(:\substrate is the linear coefficent of 
expansion of the substrate 
thermal 
Q.chlp is the linear coefflcent of thermal expansion of 
silicon 
fiLb(e) is the change ln horizontal beam length fro~ 
elastic strain. 
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The change in beam length is from thermal expansion and 
elastic strain. 
[38) 6Lb=~gold*Lb*~T+6Lb(e). 
[39) ~Lb(e)={{~substrate-o<chip}*Lc/2+ 
{<X,.substrate-~gold}*Lb}*AT· 
5.1 Beam Horizontal Deflection from Elastic Strain 
Using the generalized deflection law, the vertical 
deflection has a conjugate force of Tb, axial force. 
Thus, the generalized deflection equation reduces to; 
[40] ~Lb(e)=l/Ebrbj M{OM/OTb}*ds+TbLb/EbA. 
A is the cross sectional area of the beam 
From [27 J; 
[41] oM/j"Tb=R/2*{l+cos(fx/Lb) }. 
Using [40] and [41], 
,rd [ 42 J 6Lb ( e) =1/{ Ebib} * {Mb*R/2 lJ.., { 1 +cos (Ii x/Lb) * 
{l+O.S*{R*i/2*Lb}"2*sin"2(ttX/Lb)}dx 
1th 
-1/{Ebib} *Ob*R/2Jtl { 1-xl * { l +cos { ijx/Lb) • 
{l+O.S*{R*F/2*Lb}"2*sin•2{Hx/Lb)}dx 
1Lb +l/(Ebib}*{Tb*R"2}/4* iJ {l+cos(rtx/Lb) )"2 * 
{l+O.S*(R*i/2*Lb} .. 2*sin-2(fix/Lb)}dx 
+TbLb/EbA. 
Integration of [42} yields; 
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-Qb*R*LbA2/{4Eb*Ib}*{l+4/r.A2+(1-4/9rA2)*{Ru/4Lb}A2} 
+Tb*RA2*Lb/{8Eb*Ib}*{3+5/2*{Rij/4Lb}A2} 
+Tb/{Eb*Hb*w}. 
6.0 Beam Lead Rotation at Chip - Beam Interface 
The beam lead rotation at the chip beam interface is 
small because the beam is attached to the chip. 
Therefore, for calculating the forces on the beams, 9b, 
the beam rotation at the chip - beam interface will be 
zero. A more precise method would be to include the 
de4rivative of the the chip deflection equation. Using 
the generalized deflection law, the rotation has a 
conjugate force of Mb, bending moment. 
generalized deflection equation reduces to; 
(44) 8b=O=l/Eb*Ib~ M{aM/{Mb}ds. 
From (27], 
[45] {M/(Mb=l. 
Using (44) and [45]; 
"b 
[46] O•MbJ: {l+O.S*{Rli/2Lb}"2sin .. 2 (:Ix/Lb) Jdx 
Thus, the 
-Obf:
16(Lb-x)*{l+0.5*{Rr/2Lb) .. 2sin•2(ux/Lb))dx 
.. ,,.t 
~TbR/2•J~ {l+cos(ix/Lb))*{l+0.5*(Rr,/2Lb} .. 2s1n"2(r,x/Lb)}dx 
Integration and simpl i CicatJon of (46) yields; 
(47) O•Mb-Ob•Lb/2+Tb•R/2. 
7.0 Solving for Forces on ~earns and Chip 
To sove for the forces on the beams at the chip beam 
interface, the equations derived so far are used to solve 
for the constants in the following matrix. The values for 
the material characteristics are given in Table A. 
I A 11 +A 14 A 12 +A 1 5 A 13 +A 16 I I Mb I I B 1 * [\ T I 
I I I I I I 
IA21 A22 A23 l*ITbl=IB2*_6TI 
I I I I I I 
IA31 A32 A33 I !Obi IO I 
The first row sets the vertical elastic strain of the beam 
and the deflection of the chip equal to the mismatch in 
thermal expansion in the vertical direction. 
and [32] 
Bl={l~RTV-ca:hip-~substrate}*{R+Hb}-~gold*R. 
B1=2.28e-8 m/degree celsius 
f'rom (1), [20], (23], (24] and [25}; 
All=Wp•Lb*w/{w+d}"'2*{sinh(6Lb)-sin(8Lb)}/ 
{sinh(8Lb)+sln(8Lb). 
All•0.0106047 s2/m-kg 
From [21] 
A12•-W.SLb*w/ {w+d) .. 2• {Hc+Hb) /2 • { si nh (6Lb) -sin (6Lb)} / 
{s!nh(~Lb)+sin(6Lb). 
Al2•-J.1814o-7 s2/kg. 
Al 3•W• Lb• w/{w•d) "'2 • ( cosh ( &Lb) +cos Ctl Lb) ) / 
fslnh(SLb)+uin(6Lb). 
Al3=1.92282e-S s2/kg. 
Al4=-LbA2/{2*Eb*Ib}*{l+{Rff/4Lb}A2}. 
Al4=-40.8074 s2/m-kg 
Al5=-RLbA2/{4Ebib}*{l+4/fA2+{1-4/(9*riA2)}*{RU/4Lb}A2}. 
AlS=-0.000571706 s2/kg 
Al6=LbA3/{3Ebib}*{l+{l-3/(2*1A2)}*{R~/4Lb}A2}. 
Al6=0.00434647 s2/kg. 
The second row sets the horizontal elastic strain of the 
beam equal to the mismatch in thermal expansion in the 
horizontal direction. From (35] and [36]; 
B2={~substrate.:tchip}*Lc/2+{C(Substrate-~gold}*Lb. 
B2=-7.17962e-14 m/Celsius degree. 
From [43]; 
A2l=R*Lb/{2Ebib}*{l+{Ri/4Lb}-2}. 
A21=5.10092 s2/m-kg 
A22=RA2*Lb/{8Eb*IbJ*{3+5/2*{Rrr/4LbJ-2J+Lb/(Eb*Hb*w} 
A22=8.06027e-5 s2/kg. 
A23=-R*fLbAJJ/(4Ebib}*(l+l/u*{Ro/4LbJA21. 
A23•-0.000571706 s2/kg. 
The third row ls (47J; 
AJl•l 
A32•R/2•1o-5 m. 
A33•-Lb/2•-8a-S m. 
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Using the Matrix Solutions, Figures 4, 5 and 6 show the 
beam lead bending moment, axial load and shearing force as 
a function of ~T. 
Using (4) and the values for the chip forces at ~T=lO 
degrees Celsius, figure 7 plots the chip deflection. 
Using (27) and the forces from the chip to the beam at 
6T=l0 degrees Celsius, Figure 8 plots the beam lead 
bending moment as a function of distance 
From (7), since the beam is only raised at a small angle, 
T=Tb across the beam length. 
a.o Temperature Cycle Model 
As a packaged integrated circuit is temperature cycled, 
the mechanical parts (beam lead bonds, chip, etc) are 
stressed. Continuous cycling results in the mechanically 
weak parts breaking from fatigue. Devices with these weak 
parts fail during the early life of the device. The 
cyclic fatigue of mechanical parts is given by the 
Manson-Coffin Law(8): 
{N { f) .. o} * E ( p) •k 
R(f) 1'3 the number of cycles to failure. 
G(p) is the strain range. 
k and 6 are empirical constants. 
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Solving for N(f) yields: 
N(f)=k' {e(p)A-~} 
The stress analysis showed that the strain range, e (p) , 
for the parts is proportional to the change in 
temperature, /J,T, during temperature cycling [21), [32] and 
[3 9]. Th us; 
[48] N(f)=A{~T}A-~ 
Various experiments have been performed on package ICs and 
indicate that ~ has a typical value of 6 (9, 10, 11). A 
/j_T of 25 degrees Celsius/day is a reasonable approximation 
of what a device receives in service (9). With [48] 
equations will now be developed to estimate the early life 
failure rate of devices being manufactured. These 
estimates will be developed to determine the number of 
temperature cycles necessary to insure a specified failure 
rate is not exceeded. 
8.1 Standard ~eliability Eguations 
To facilitate developing the 
basic reliability equations 
desired equations, several 
shall first be presented. 
After N temperature cycles, let 
that fail, failure function, and 
(49} R•R(N)•l-F(N) 
F•F(N} be the fraction 
bo tho fraction remaining, relJabll lty function. Tho 
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instantaneous failure rate, h=h(N) is given by: 
(50) h=-1/R{dR/dN} 
The failure rate of packaged !Cs follow the Weibull 
distribution. The instantaneous failure rate for the 
Weibull distribution is; 
[51) h=~/o(N"{B-1} 
~ and ~ are experimentally determinable constants. From 
[49) through (51) it follows that the Weibull reliability 
and failure functions are respectively: 
[52] R=e"{-l/~N"8} 
[53] F=l-e"{-1...t(N"B} 
For the small fraction of failures found during IC 
testing, the following approximation can be used: 
(51] F=lfi<N"6 
8.2 Failure Rates at Different Temperature cycle Ranges 
By temperature cycling large samples of packaged ICs at 
different ~T, the value of • can be determined. Frorn 
( 48); 
logR(f)•logA-~log~T 
for two temperature extremes ilT{l) and~T(2), 
(SS) •• log (N (2) /R Cl) )/log{f\T Cl) /uT (2)) 
NflJ/RC2>•fAT<l>ttiT<2>J·o 
Also,R(f) ls proportional to l/f. nu,roforo: 
F(2)/F(l)={nT(l)/jT(2)}"cJ) 
If the number of cycles is varied such that N(l) cycles at 
6T(l) and N(2) cycles at /jT(2) yield F(l)=F(2), then 
N(l)/N(2) is the acceleration factor. Thus; 
[56] N(l)/N(2)={flT(2)/f1T(l)}"cJ) 
Equation [53] for N(l) and N(2) yields: 
1 + e" { -1 / d( 1 ) N ( 1 ) "'6 } = 1 + e" { -1 / c(( 2 ) N ( 2 ) .. 8 J 
[ 5 7] { C( ( 1 ) /c::( ( 2 ) } .. - { 1 / 6} =N ( 1 ) /N ( 2 ) 
Thus,from [56] and [57]; 
[58] C((l)/q(2)={~T(2)/(lT(l) }"6cf> 
Substituting the value for (1) from [58] into [51] 
yields; 
[ 5 9 J h ( 1 ) =o / Gt.( 2) { f\T ( 1 ) / /JT ( 2) } "'(j d, *N ( 1 ) "'{6 -1 } 
8.3 ~y~bol Conventions 
To continue the analysis, the following symbols will be 
used: 
h(f) is the expected failure rate of devices after 
they are shipped to the field 
/jT(f) is the magnitude of temperature cycles in the 
field. 
N(q) ls the number of cycles specified in the quality 
plon. 
F(q) ls th~ fraction failing tn tha quality plan. 
N(s) is the number of temperature cycles in 100% 
screen. 
/jT(s) is temperature cycle magnitude in 100% screen. 
N(sla) number of cycles specified for 100% screen 
after quality sample is drawn. 
~T(sla) Temperature cycle magnitude specified for 100% 
screen after quality sample is drawn. 
N(f) number of cycles in field equivalent to all 100% 
screens applied. 
8.4 Field Failure Rate 
Setting ~T(l)=~T(f) gives; 
[ 6 0 ] h ( f ) = fJ/ 0(.( 2 ) { fl T ( f) / /JT ( 2 ) } .. { (.3 d> } *N ( f ) "' { 6-1 } 
From [56], the equation for N(f) is; 
[ 61 ] N ( f) =N ( s ){ f\T ( s) / L1T ( f) } .. ~+N ( s I a) (f~T ( s I a)/ _1T ( f) } .. d> 
Substituting [61) into [59] yields the instantaneous 
failure rate when all screening is completed. 
[62) h(f)={O/C((2)}*{AT(f)/~T(2)}"{8~}* 
{N(s)*{~T(s)/0T(f)"' 
+N Cs I a) * (l,T Cs I a) / AT ( f) } .. 4,J .. {.1-1 } • 
Since the quality sample has received N(q) additional 
cycles, [61 J does not apply to the sample. Howover, the 
sample ls generally only a small part of the total 
popul~tlon so that this offoct ls small. 
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8.5 Including Quality Sample 
The expression for the instantaneous hazard rate will next 
be modified to include the quality sample. An expression 
for l/o((2) in (62) is derived which corresponds to 
/J.T(2)=!J.T(q). The N(s) cycles at ~T(s) equate to 
N(s) {LlT(s)/~T(q) }",64, cycles at IJ..T(q). Since F(q) is the 
fraction failing in N(q) cycles after the initial 
screening of N(s) cycles, it follows from [55) that: 
F(q)={fraction failing after N(s) and N(q)}-{fraction 
failing after N(s)} 
[ 6 3 J F ( q) = 1 /0C( q) { N ( q) +N ( s) { f1T ( s) / f\ T ( q) } "'~ } "B 
-1/c=<(s)N(s)":6 
From [58] it follows that; 
(64) 1/ct(s) =1/c<(q) {f\T(s)/L\T(q)} "'{~4,} 
By combining [59] and [60); 
[61) l/ct(q)=F(g)/{{N(q)+N(s){6T(s)/AT(q)}"'4,)"'p 
-{bTCs)/AT(q))"'{S•JN(s)"'b} 
By combining (62] and (64] with fiT(2}•bT(q) and (tj2)•o(Cq), 
it follows that; 
(66) h(f)•6f'(q) (fiT(f)/f\T(q) }"'(86J{N(s) (ATCs)/flT(f} }"'di 
+N(sla){6T(sla)/AT(C))*'l"'{6-1J 
/{(N(q)+N(s)(~T(s)/DT{q)}"'oJ*5 
-(6T(s)/f\T(q))"'(~6)N(s)*6J 
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8.6 Determining Empirical Constants and 
The value of~ is independent of ~T but varies according 
to the product being manufactured and, thus, must be 
determined by data from the quality sample. The value of~ 
varies slightly with 4T. From [53); 
[67) lnln{l/{1-F}}=(jln{N}- ln{C(} 
If N(j} denotes the effective total number of cycles for 
the quality sample and is referenced to ,6T(q), then; 
[68) N(j)=N(q}+N(s) {fiT(s)/.llT(q} }"d,. 
if a sample of devices receive a screen and then a quality 
test, the fraction passing after both sets of temperature 
cycles, R(j), would be equal to the fraction 
screen, R(s), multiplied by the fraction 
quality test, R(q); 
[69) R(j)=R(s)*R(q) 
from [SO] and [69); 
(70} F(j)=l-{1-F(s)}*{l-F(q)} 
passing the 
passing the 
Since equation [67] is linear in the form Ax+b=y, 6 and 
«lg) can be found by plotting on Weibull plotting paper 
with the ordinate, fraction failing, and the abscissa 
lnN(jJ (10). The slope of the line is /j and the Intercept 
of the ordinate is ln{l/~q) J. 
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1,002,000 devices are to be shipped and the failure rate 
must be determined. Two groups of 1000 devices each are 
given different temperature cycles f\T(l)=lOO Celsius 
degrees and ~T(2)=150 Celsius degrees. 
cycles to failure for each group was; 
The number of 
Group l had a failure after 114 cycles. 
Group 2 had a failure after 10 cycles. From [49]; 
~=log{ll4/10}/log{l50/l00}=6. 
These 2000 devices are removed. 
The remaining 1,000,000 devices receive a screen of 
N(s)=lO temperature cycles from -35 degrees Celsius (C) to 
125 degrees c, ,0T(s)=l60 C d&grees. F(s)=0.01 fail and 
are removed. From the remaining devices, a quality sample 
of 10000 devices are given N(q)=lO additional cycles also 
at ~T(q)=l60 C degrees. F(q)=0.001 fail and are removed. 
From [68] and [70}; 
N(j)=l0+10=20, F(j)=l-{l-O.Ol}*(l-0.001}•0.01099. 
From (67], using {N(s),F(s)} and {N(j),F(j)} as another; 
B•0.137 and qjq)•l36.4. 
Since d<l, both the instantaneous and the cumulative 
faJlure rates decrease with increasing N. If 6•1, the 
fallure rates would have remained the same and, If 5>1, 
the failure rates would have Increased with lncroas!n9 N. 
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9.1 Computing Equivalent Field Failure Rate 
Since no additional screening has been applied after the 
quality sample was temperature cycled and _T(g)=_T(s), the 
early failure rate in the field reduces to; From [66), 
[71) h(f) =8f(g) {,1T (f)/~T (q) }**d>*N (s) **{D-1} 
/ { {N ( g) +N ( s) } * * ,5 -N ( s) * •B} . 
Assuming devices normally experience JT(f)=25 C degrees 
temperature cycles in field use; 
h(f)=0.137xO.OOlx{25/160}**6x{l0**{0.137-1}} 
/{20**0.137-10**0.137}. 
h(f)=2xlOE-9 fail/day x (1 day/24 hrs)x(lOE9FIT/fail(hr)). 
h(f)=0.0083 FIT. 
FIT is failures in ten to the ninth operating hours. 
Insuring a Maximum Field Failure Rate 
If a specified maximum field failure rate is given, 
equation (66) can be rearranged to develop an equation 
giving the number of additional temperature cycles 
necessary to insure this failure rate. For the example 
being used, ,AT(q)•AT(s)•ilT(sla). Equation [66) becomes; 
[72) N(sla)•{h(f){(N(q)+N(a)J••SJ-N(s)••o}• 
(AT(q)/~T(f))••o/{pf(q)JJ(l/(6-1))-N(s). 
If a failure rat~ of 0.007 FIT is dcnlrcd, 
N(sfa)•2 tomporaturo cycles. 
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10. 0 Reliability Testing 
In practice, the decision as to whether a lot will receive 
additional temperature cycling is based on the failure 
mode analysis results on the failures. If a large 
percentage fail mechanically after the typical 5 cycle 
screen, they are given a 35 cycle screen. The temperature 
cycles are normally from -35 to 125 degrees Celsius. A 
sample of usually 100 devices from all lots receive a 35 
cycle reliability test. 
a set percentage, the 
screening. 
If the percentage failing exceeds 
lots are rejected for further 
Pago 32 
TABLE 1 
List of Symbols 
Chip Stress Analysis Symbols 
cl.. -linear coefficient of thermal expansion. 
Tc -axial load imparted by beams to chip. 
Qc -shear force imparted by beams to chip. 
Mc -bending moment imparted by beams to chip. 
Me -effective bending moment imparted by beams to chip. 
Includes effects of Tc. 
He -chip thickness. 
Hb -beam thickness. 
E -Young's modulus. 
Iz -moment of inertia in the z axis. 
y'' '' -fourth derivative of y with respect to x. 
q -intensity of load acting on beam. 
k -RTV foundation modulus. 
~R(f) -deflection caused by the beams' forces. 
le -moment of inertia of the chip. 
Ee -Young's modulus for the chip. 
6 •{k/{4EclcJ}A0.2S. 
w • 1 /U.~.s: !s8 .. J l •. 
£Ca') -apparent modulus equal to average compressive 
stress divided by average compressive strain. 
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E(~) -bulk modulus. 
S -shape factor equal to ratio of loaded area 
to unloaded area of a slab. 
Le -length of the chip. 
R -rise of chip resulting from bonding operation. 
~R(c) -rise of chip caused by temperature change. 
~RTV -linear expansion coefficient of RTV. 
~chip -linear expansion coefficient of chip 
~substrate -linear expansion coefficient of substrate. 
~R -change in chip-beam interface height from ~T. 
Beam Lead Stress Analysis Symbols 
s -distance along the beam centerline. 
Tb -axial load imparted by chip to beams. 
Qb -shear force imparted by chip to beams. 
Mb -bending moment imparted by chip to beams. 
Lb -beams horizontal span after bonding. 
w -beam width. 
d -spacing between leads. 
AT -range of temperature change. 
oegold -linear expansion coefficient of gold. 
Reli abll l ty !}'_mbols 
N(£) -number of cycles to failuro. 
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8(p) -strain range. 
k -empirical constant used in Coffin- Manson Law. 
$ -empirical constant used in Coffin- Manson Law. 
N -number of temperature cycles. 
F(N) -fraction failing reliability test. 
R(N) -reliability function, 1-F(N), fraction passing. 
h -instantaneous failure rate. 
-constant used in Weibull Distribution. 
-constant used in Weibull Distribution. 
h(f) -failure rate of devices in field use. 
_T(f) -magnitude of temperature cycles in field. 
N (F) -number of temperature cycles in field use. 
N (q) -number of cycles specified in quality plan. 
F(q} -fraction failing in the quality plan. 
N(s) -number of temperature cycles in 100\ screen. 
T (s) -temperature cycle magnitude in 100\ screen. 
-
N(sla} -numb~r of cycles specified for 100\ screen 
after quality sample is drawn. 
_T(sla) -temperature cycle magnitude specified for 100\ 
screen after quality sample ls drawn 
N(j) -effective total number o! temperature cycles for 
quality sampl~, referenced to _T(q). 
R(j) -fractJon of qull.llt.y sample passing both the screen 
and tho quality ttnt. 
Beam Leads (gold) 
Substrate 
Figure I 
Bonded Benm Lend Chip 
r 
Hc+Hb 
2 
Figure 2 
forces on Chip 
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APPENDIX A 
Outline of Packaged Beam Lead IC Typical Defects 
A. Chip Processing Defects 
1. Faults in Metallization 
a. shorted conductor 
1) photolithographic 
2) conductive material 
b. open conductor 
1) photolithographic 
2) damage 
c. titanium 
1) overetched 
2) underetched 
d. insufficient 2nd gold on beam lead 
2. Passivation Fault 
a. photolithographic 
b. damaged or defective 
3. Misaligned Contact Window 
4. Epi Spike 
S. Anchor Separation from Chip 
8. Packa9ing Defects 
1. Open Beam Lead Bond 
a. Jnsuf!lcJent squ4sh 
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b. contaminated bonding pad 
c. misaligned 
2. Broken Beam 
a. cut heel 
b. excessive squash 
3. Short between Silicon and Beam 
4. Lead Frame Bond 
a. open 
1. insufficient squash 
2. contaminated bonding pad 
3. misaligned 
4. ceramic pulled out from under bonding pad 
S. excessive squash 
b. shorted from misalignment 
S. Shorted Conductor 
a. conductive material in RTV 
b. lead cadmium contamination on chip 
c. excessive beam lead squash 
6. Cracked Ceramic 
C. De!ects oC Unknown Origin 
1. Cracked Chip 
2. £loctrlcal Overstress (EOS) 
3. Eloctrostat!c Dlschargo (£SD) 
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APPENDIX B 
List of Equations 
Chip Deflection and Stress 
[l] Me=Mc-Tc{Hc+Hb}/2 
[ 2 J Ee I c { z ' ' ' ' } =-k flR ( f) 
[ 3 ] /3= { k/ { 4 E c I c } } "' 0 • 2 5 , 
[ 41 f1R (f) =e 13X {Acos (dx) +Bsin ('5x) }+e- 61 {Ccos Cdx) +Ds in C.1x)} 
[ 5 J Ee I c { z' ' } =Me 
[ 6 J Ee Ic { z' ' 1 } =Qc 
C 7 1 Ee I c ( z ' ' } =Me 
[8] Ecic{z'"}=-Qc 
[9] W/)te=B-D 
[10) WQc=B-A+D+c 
[11) W6Me=e~lf-Asin(BLb)+Bcos(8.b)} 
+e·&b(Csi n (8Lb)-Dcos (aSLb)) 
--------
[12] -WOC•e~-Asin(SLb)+Bcos(SLb)-Acos(Gtb)-BsinC6Lb)}+ 
e·'5.l6(-Cs1 n (/3Lb) +Dcos (8Lb) +Ccos (6Lb) +Dsi n (6Lb) J 
(13] A•W8Me(-e-l.t6+cos(6Lb)-s1n(6Lb)}/{e~6-e·6'h+2s1n(8Lb)J+ 
woe{ e-dtJ+cos CSLb)} /{ Jk'-e ·&h+2si n (6Lb)} 
[ 14 J B•W6M {-e-.,'6+sln (..SLb) +cos (8Lb) )/( ei"'-e·.&6+2s ln (~Lb) )+ 
WQes l n (6Lb) /( e"'"-,;81.6 +2sl n (SLb)) 
"" "'.. 4' (1 SJ C•W6Me ( e -sin CO Lb) •cos (8Lb) )/( o..... ,-e +2sln (6Lb) )+ 
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WQc { e~t.6+cos ((3Lb)} /{ e&6-e· 6U\2s in (oLb)} 
[ 16 ] D =Wf.3 Me { - e8l-'' - s i n ( d Lb) +CO s (,6 Lb) } / { e ~ 6 - e . .6L 6 + 2 s i n ( 13L b) } + 
WQc sin ('5Lb) / { e~6-e ·6t.6 +2s in (dLb) } 
[ 1 7 J 1/E (a' ) =1/E (a) +1/E (CO) 
[18] E(a)=l.33E{l+SA2} 
[19] k=E(a')*Lb/{Hb+R} 
[20] y(f@O)=W~Me{sinh(~Lb)-sin(GLb)}/{sinh(8Lb)+sin(6Lb) }+ 
WQc{cosh(PLb)+cos(8Lb)}/{sinh(SLb)+sin(8Lb)} 
[21] aR(c)={~RTV-~chip-C(substrate}*{R+Hb}_uT 
[22] aR=AR{c)-~R(f@O). 
Beam Lead Displacement and Stress 
[23] Tc=Tb*{Lb/{w+d}}*{w/{w+d}} 
(24} Qc=Ob*{Lb/{w+d}}*{w/(w+d}} 
[25] Mc=Mb*{Lb/{w+d}}*{w/{w+d}} 
(27) M=Mb-Ob(Lb-x}+Tb/2*{H-Hcos(nx/Lb)}. 
[28] dsB{l+O.S*{Hi/2Lb}.2sinA2(Ux/Lb)}dx. 
[29] energy•JM-2*ds/2Et+jT·2*ds/2EA+Jo·2•ds/2kEA. 
(30] deflection=dStrain Energy/d'Conjugate Force. 
(31] deflection•}Mds/EI*IM/~F+./Tds/EA*IT/(F 
+J Qds/k EA *l'O/d'F 
[32) AR•at.(gold)*R*AT+aR(e). 
[ 3 3 J AR ( e) • J H (d'M/ l'Ob J * dR. 
(34) dM/.fOb•-(1-x) 
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j Lb [35) Ebib~R (e) =-Mc O (Lb-x) * 
{l+O.S*{R*~/2*Lb}A2*sinA2(Tix/Lb)}dx 
{ £ b 
+Qc Jo ( Lb-x/ * 
{l+O.S*{R*~/2*Lb}A2*sinA2(~x/Lb)}dx 
•Lb 
-Tb*R/2j0 {Lb-x}*{l-cos{Jlx/Lb) }* 
{l+O.S*{R*n/2*Lb}A2*sinA2(ijx/Lb)}dx 
[36) aR(e)={l/Ebib}*{-MbLbA2{l+{Rn/4Lb}A2}+ 
Qb*LbA3*{1/3+{R~/4Lb}A2*{1/3-l/2r,} 
-TbRLbA2/4*{l+{Ri,/4Lb}A2}}. 
[37] ALsubstrate=2*6Lb+~Lc. 
(38] b._Lb=~gold*Lb*nT+~Lb(e). 
[39] llLb(e)={{~substrate-«chip}*Lc/2+ 
. {c[substrate""\igold} *Lb} *t.,,.T. 
[40] ALb(e) =1/Ebib f M {d'M/ .fi'b}*ds+TbLb/EbA. 
[41] dM/d"Tb=R/2*{l+cos(ix/Lb)}. 
JL.b (42] ti,Lb(e)=l/{Ebib}*{Mb*R/2} " {l+cos(r;x/Lb)* 
{l+O.S*{R*t/2*Lb} .. 2*sin .. 2(Vx/Lb)}dx 
• , .. 6 
-1/ {Eblb} *Qb*R/2J; { 1-x} * {l+cos (11x/Lb) * 
{l+O. S•{R*1/2*Lb} .. 2*sin .. 2 (T1x/Lb) }dx 
+l/{Ebib)*{Tb*R .. 2}/4•.x·~ {l+cos(lx/Lb) ) 2 * 
(l+O.S*{R*1/2*Lb) .. 2*sin•2cqx/Lb)}dx 
+TbLb/EbA. 
( 43) 4Lb(e) •Mb* R*Lb/{ 2Eblb) • {l+(Rl/4Lb} .. 2) 
-Ob*R*Lb .. 3/{4Eb*lb}*{l+(l/l .. 2)*{RG/4Lb) .. 2} 
Pago 49 
+Tb*R"'2*Lb/{8Eb*Ib}*{3+5/2*{R~/4Lb}"'2} 
+Tb/ { Eb*Hb*w} • 
[44) 9b=O=l/Eb*Ib_f M{oM/oMb}ds. 
[45) OM/d'Mb=l. 
{Lb [46) O=MbJo {l+O. 5*{RIT/2Lb}"2sin"'2 (77x/Lb) }dx 
{Lb 
-QbJo {Lb-x) * {l+O. 5* {R71 /2Lb} "'2sin"'2 (llx/Lb) }dx 
ti6 
+TbR/2*Jo {l+cos(ffx/Lb)}*{l+0.5*{R"/2Lb}"2sin"'2("x/Lb)}dx 
[47] O=Mb-Qb*Lb/2+Tb*R/2. 
Reliability 
[48] N(f)=A{flT}"-~ 
[49] R=R(N)=l-F(N) 
[SO] h=-1/R{dR/dN} 
[51] h=eA,N"{(3-l} 
[52] R=e"{-1,(i(N"{)} 
[53) F=l-e"{-1/'tN .. 8} 
[54) F•l/~N'"f3 
( 55] 6•log (R (2 )/R (1) )/log {,6T ( l )/£aT (2)} 
(56] N(l)/N(2)•{f1T(2)/LiT(l)} .. G 
(57) {«(l )/«(2)) •-{1/(f}•N (l )/N (2) 
[ 58) Q.(l) / Cl((2) • {fiT (2) /f.i. T (l) ) •s 6 
[ 59) h(l )•4/ct(2) {AT U )/£.T (2) }""86*N (1) "'(0-1) 
(60] h(f)•d/«(2)(AT(f)/!T(2)) .. (6•)•N(f)"'{6-1J 
(61) N(f)•N(s) ( AT(s)/0T(f) )"'6+N(sla) (flT(ala)/lj,T(f) )"6 
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[62] h(f)={8/~(2)}*{4T(f)/DT(2)}"{6~}* 
{N(s)*{bT(s)/AT(f)"~ 
+N(sla)*{~T(sla)/~T(f) }"d,}"{~-1} • 
[63) F(g)=l/C<(q) {N(q)+N(s){dT(s)/flT(q) }"'~}"t, 
-1/~(s)N (s) "8 
[64] 1/~(s)=l/o{{q) {h_T(s)/£\T(q) }"'{r3d,} 
(65] 1/~q) =F(q) /{ {N (q) +N (s) {f1T (s) /AT (q) }"d,}"!3 
-{[iT(s)/~T(q)}"{dd,}N(s)"~} 
[66] h(f)=dF(q){AT(f)/AT(q)}"'{6d,}{N(s){~T(s)/AT(f)}"'~ 
+N(sla){uT(sla)/aT{f)}"d,}"{6-1} 
/ { { N ( q) +N ( s) { !.J.T ( s) /u T ( g) } "d,} " {j 
-{~T(s)/uT(q)}"{~d,}N(s)"'6} 
[67] lnln{l/{l-F}}=~ln(N}- ln{C(.} 
{68] N(j)=N(q)+N(s){uT{s)/AT(g)}"~. 
[69] R(j)=R(s)*R(q) 
[70) F(j)=l-{l-F(s)}*{l-F{q)} 
(71] h(f)=Bf(q){6T(f)/AT(q)}"'$*N(s)"'{B-l} 
/ { {N ( q) +N ( s) } "'d -N ( s) "'/j} • 
(72) N(sla)•{h(f){{N(g)+N(s)}"'/?,)-N(s)"'t5}* 
{~T(q)/~T(f)}"'~/(~f(q)}}(l/{6-1)}-N(s). 
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APPENDIX C 
Proof of Solution to EI(z)z' 111 =-kz 
The solution to a fourth order differential equation 
has four unknowns. Assume the solution to [2) is [4] 
with defined in [3). If [4] satisfies [2] then it 
is the one and only solution to [2]. 
z=e8l{Acos(Sx)+Bsin(dx) }+e-~'cccos(~x)+Dsin(Bx)} 
dz/dx=z' 
z' =8 { e~A {-Asin (Sx) +Bcos (8 x) }+e·8){-Cs in (Bx) +Dcos ( tlx) } 
+edA'{Acos(dx) +Bsin(Sx) }-e-d'{ccos(dx)+Dsin(6'X)}} 
z 11 =2*6 .. 2*{eP'{-Asin($x)+Bcos(Bx)} 
+e-tl{csin(Sx)-Dcos(8x)}} 
z'' '=2•6 .. 3*{e 61{-Asin(8x)+Bcos(6x) 
-Acos(6x)-Bsin(8x)} 
+e-dA( -cs in (8 x) +Dcos (6x) +Ccos (8x) +Ds in (Bx) } J 
z111104*P .. 4*e6A' {Acos(Sx)+Bsin(8x) }+e-6 ' {Ccos( 6X)+Dsin(B 
X)} 
Thus, (4) is the solution to (2). 
Pago S2 
Appendix D 
VITA 
Donald Ray Twigg was born in Cumberland, Maryland on 
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